Kerncraft: A Tool for Analytic Performance Modeling of Loop Kernels

Achieving optimal program performance requires deep insight into the interaction between hardware and software. For software developers without an indepth background in computer architecture, understanding and fully utilizing modern architectures is close to impossible. Analytic loop performance modeling is a useful way to understand the relevant bottlenecks of code execution based on simple machine models. The Roofline Model and the Execution-Cache-Memory (ECM) model are proven approaches to performance modeling of loop nests. In comparison to the Roofline model, the ECM model can also describes the single-core performance and saturation behavior on a multicore chip. We give an introduction to the Roofline and ECM models, and to stencil performance modeling using layer conditions (LC). We then present Kerncraft, a tool that can automatically construct Roofline and ECM models for loop nests by performing the required code, data transfer, and LC analysis. The layer condition analysis allows to predict optimal spatial blocking factors for loop nests. Together with the models it enables an ab-initio estimate of the potential benefits of loop blocking optimizations and of useful block sizes. In cases where LC analysis is not easily possible, Kerncraft supports a cache simulator as a fallback option. Using a 25-point long-range stencil we demonstrate the usefulness and predictive power of the Kerncraft tool. Julian Hammer Erlangen Regional Computing Center, Germany, e-mail: [email protected] Jan Eitzinger Erlangen Regional Computing Center, Germany, e-mail: [email protected] Georg Hager Erlangen Regional Computing Center, Germany, e-mail: [email protected] Gerhard Wellein Erlangen Regional Computing Center, Germany, e-mail: [email protected] 1 ar X iv :1 70 2. 04 65 3v 1 [ cs .P F] 1 3 Ja n 20 17 2 J. Hammer, J. Eitzinger, G. Hager, and G. Wellein